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Abstract: This paper proposes a new evolvable hardware (EHW) technique that allows one to design and optimise relatively complex PLA structures using direct evolutionary process. In order to improve the performance of the evolutionary strategy the authors proposed to introduce the dynamic mutation rate that will be variable to each gene in the chromosome. The experimental results carried out on MCNC benchmarks show that the developed technique significantly outperforms any standard evolvable hardware technique introduced earlier by a number of criteria: time required to evolve logic circuit; evolution of complex circuit using only one direct evolutionary process; guarantee of evolution of fully functional solution. 
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1.	Introduction
Evolvable hardware has been introduced a decade ago as an alternative approach to automatic design of logic circuits. Despite the fact of its rapid development during last decade it lacks effective schemes to overcome the scalability problem and evolve relatively complex logic circuits in one run. For example, the most complex logic circuit evolved in one run is the 4 digit multiplier (8 inputs; 8 outputs) [2]. This circuit was evolved by using the gates as building blocks for FPGA target structure. The combination of several evolutionary processes has extended the evolvable range of logic circuits. For example, a 5 digit multiplier (10 inputs; 10 outputs) has been evolved using incremental evolution with training partitioning vector [5]. The introduction of bi-directional incremental evolution allowed one to evolve logic circuits using MCNC benchmark library. The first attempts to use this approach in evolvable hardware were succeeded by evolution of 7-input 10-output logic function from MCNC benchmark library for FPGA target structure [3]. The main advantage of this approach was that this method guarantees evolution of fully functional solution. The most complex logic circuit evolved so far has 14 inputs and 1-output [4], where the evolution has been carried out by introduction a new decomposition technique that has been incorporated into bi-directional incremental evolution. It is necessary to note that all methods describe above required thousands and in some cases millions of generations to obtain at least one fully functional solution. Based on the analysis of complexity of evolved circuits one can notice that the significant limitations in evolution of complex logic circuits still exist.
The proposed approach is based on the idea of evolving logic circuits using dynamic mutation rate that adapts to the evolved circuit structure. Using this approach the logic circuits of up to 12 inputs taken from MCNC benchmark library were evolved in one single run. Besides of this the proposed method does not require a large number of generations to obtain the required solution. The experimental results proved that the principles are valid for any logic circuit defined by completely or partially specified truth table. 
The next section describes the proposed method in Section 3. The experimental results are reported in Section 4 with conclusion in Section 5. 
2.	Proposed approach 
The main principle of Evolvable hardware is to generate the logic circuit using evolutionary computation principles. We will apply evolutionary strategy with uniform mutation, roulette wheel selection and binary chromosome representation to generate the AND-OR PLA structure. In the proposed algorithm the mutation rate will be changed dynamically and depend on the evolved PLA structure. The initial population is generated randomly. 
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Fig.  1 The general view of truth table for K-input M-output logic function defined on P input-output combinations
The given logic function can be implemented on AND-OR PLA structure that contains AND and OR planes. The non-optimised PLA structure can be generated directly from given truth table. In this case AND plane will have 2*K input lines (the number of inputs in the truth table) and P product lines (the number of input-output combinations in the truth table). OR plane will consist of P product lines and M output lines (the number of outputs in the truth table). The number of input-output combinations P in the truth table defines the maximum number of product lines I in the PLA structure. The PLA structure can be optimised by product lines, I, where I<P. The purpose is to generate and optimise PLA structure that implements the given truth table. 
Chromosome encoding: The chromosome encodes the structure of Programmable Logic Array (PLA) by describing the connections between lines in AND and OR planes. Therefore, the PLA structure is encoded using 2 arrays of genes as shown in Fig.  2. 
Usually the AND plane has 2*K input lines: each input variable is presented by direct and inverted line. In the proposed encoding scheme both input lines (direct and inverted) are combined together and described using 2 types of genes: connection gene  and input type gene (see Fig.  2). The connectivity gene  defines whether there is connection or not between k-th input line and i-th product line (“1” and “0” describe the presence and the absence of connection respectively.). The input type gene  describes the type of k-th input line in i-th product line (a direct input is encoded as “1” and an inverted input is encoded as “0”). The number of genes described AND array is 2*K*I, where K is the number of inputs in the logic function and I is the number of products in the given PLA structure.
The OR plane is described by  connection gene (see Fig.  2), representing the connection between m-th output and the i-th product (“1” and “0” describe the presence and the absence of connection respectively.). The number of genes described OR array is equal to I*M. 
The total number of genes in the chromosome is Ngenes = (2*K+M)*I.




Fig.  2 The chromosome encoding of PLA structure, where  is AND plane connectivity gene;  is AND plane input type gene;  is OR plane connectivity gene.
The general representation of chromosome can be summarised as following:

Fitness function calculation: The evolutionary process is carried out within 2 main stages: 1) to design and, 2) minimise the evolved PLA structure. The functionality of logic circuit is defined by:
	( 1)
where F1 defines the percentage of correct output bits in the evolved PLA. F1=100% indicates that 100% functionality PLA circuit has been evolved. F2 defines the quality of evolved PLA in terms of the number of product lines used and is calculated as follows: 
F2=Ivacant/Igiven	( 2)
where Igiven is the given number of product lines in PLA; Ivacant is number of redundant product lines in evolved PLA. Igiven is specified in advance and is applied to all evolved PLA structures. 
The product line is considered redundant in PLA structure if it contains no connections in OR plane. 
	( 3)
Mutation: The uniform mutation is applied to all types of genes in the population. The mutation rate is calculated separately for each gene depending on the type of the gene and its location. The mutation rate changes dynamically for each gene during evolutionary process. In the proposed method we consider the dynamic process of changing gene value in order to identify the mutation rate for specific gene. Based on the changes in the chromosome genotype we introduce the probability for each genotype. This probability will define the mutation rate for the each type of gene used in the chromosome. This evaluation defines the necessity to carry out the mutation operation for the specific gene in the genotype. Let us consider the following definitions that will be used in further explanations. The gene  is considered to be active if it is equal to “1”, otherwise – non-active. The product line is considered redundant if all genes located in this product line in OR plane are equal to 0. The product line is considered as active if there is at least one active connection in OR plane in this product line. There are 3 types of mutation rates that are calculated based on different type of genes in the chromosomes representation: (1)  is defined for connection genes located in AND plane, ; (2)  determines probability for the input line type genes located in AND plane, ; (3) is classified for the connection genes located in OR plane, .
 defines the probability of existence connection between k-th input and i-th product lines in AND plane. This probability is determined based on the following assumptions. If the i-th product line is redundant, then all genes  located in i-th product line in AND plane are changed to “1”. This is carried out in order to increase the probability to activate the i-th product line for possibly absent input combination. In the case if the i-th product line is active in OR plane (there is at least one active connection in OR plane for i-th product line) and the connection gene  is non-active, then the gene value is preserved. This is carried out because it is very likely that earlier in the evolutionary process it has been carried out minimisation and the input variable has been excluded from the given conjunction term. In the case if there is at least on connection in the i-th product line AND plane and the gen , then the probability  is defined based on the comparison analysis of any connection located in the k-th input line with corresponding input-output combination in the given truth table.  is calculated according to the following equation:
	( 4)
 is the probability of existence of inverse (0) or primary (1) input in the PLA in the case if =1. If =0, then the connection is absent, therefore there is no necessity to calculate the  since the input line is not considered in the evolutionary process. The inverted value of input line type gene  is defined by the value of genes in the i-th product in AND plane. In the case if there is at least one connection in the i-th product line in AND plane, then value of  gene is preserved. Therefore, the probability that the value of this gene can be changed is equal to 0. In the case if there is no connections in the i-th product line in AND plane, then the mutation rate for  gene is set up to 0.5. Based on the assumption specified earlier the calculation of can be summarised as following:
	( 5)
where  defines the probability of the connection activation between the i-th product line and m-th output line in OR plane. Let  and  be the conjunction and disjunction operators. Then can be calculated as follows:
	( 6)
Table 1 Results on MCNC benchmarks, where K, M and P are the number of inputs, outputs and products in the given truth table respectively; Igiven is the initial given number of product lines in PLA;  is the maximum number of generations given for each evolutionary process: PLA design and optimisation;  and  are the average number of generations for design (F1) and optimisation (F1+F2) processes, respectively;  and  are the average number of product lines in PLA obtained after completion of design (F1) and optimisation processes (F1+F2) respectively;  and  are the minimum number of product lines over 100 runs obtained for design (F1) and optimisation (F1+F2) processes, respectively.
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The experimental results summarised in Table 1 have been obtained based on analysis of 100 runs for each logic function. The some combinational benchmark circuits were taken from LGSynth91 (MCNC’91 suite) [7]. The .pla files have been converted to truth table before they have been used in the evolutionary process. Therefore, the presented results are obtained based on the analysis of the truth table of completely specified switching function. The evolutionary process is divided into 2 sub-processes, where different fitness functions are activated. The functionality of evolved logic function is used during PLA design process. The number of product lines in the PLA structure is minimised during PLA optimisation process. Both of these processes are carried out using the same algorithm. The difference is that different fitness functions are applied during different stages of evolutionary process. The mutation rate has been changed dynamically and the population size was set to 5.
It is necessary to note that for each run fully functional solution has been achieved. Analysis of experimental results shows that the number of generations depends on the functional complexity of the evolved circuit rather on the number of inputs. In several cases it has been no significant improvement during optimisation process – this can be explained by the use significantly low number of generations during evolutionary process. Comparison of algorithm performance during design and optimisation processes demonstrates that the algorithm performs significantly better during design process, where the fully functional solution has been generated within low number of generations (from 1 to 29). The optimisation process required larger number of generations to perform. In order to obtain very good optimised PLA structure, the number of generations should be increased during optimisation process.
It is possible to evolve the logic functions of higher complexity using the proposed method. But due to the fact that the evaluation of the quality of evolved logic function is carried out based on the truth table, the computational effort to evaluate one logic circuit significantly increases. This issue will be addressed in the future work to improve the performance of designed algorithm.
4.	Conclusion 
The paper proposes the new technique to evolve PLA structures based on the use of dynamic mutation rate, generated individually for each gene in the chromosome. The experimental results show the significant improvement in evolution of logic circuits using the proposed approach in comparison with similar existing techniques. It is necessary to note that unlike the traditional evolvable hardware algorithms, the proposed algorithm guarantees that fully functional solution will be evolved. The circuits have been evolved during one evolutionary process without use of preliminary decomposition or prior knowledge of functionality logic circuits. This demonstrates the superior behaviour under existing evolvable hardware algorithms applied to evolution of PLA structure previously. Although the paper presents only the preliminary results of the proposed technique, it is already demonstrated the great potential for further development for evolvable hardware.
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